CPU Vulnerabilities

transient execution attacks made easy

Herbert Bos

Vrije Universiteit Amsterdam



Vulnerabilities in the hardware: transient execution

There is by now a family of such bugs





404 Logo Not Found





Problem

These vulnerabilities allow attackers to access data across security boundaries

USER BAD STUFF LIVES HERE KERNEL SENSITIVE DATA LIVES HERE



EVERYTHING SAC RIFICED AT ALTAR OF PERFORMANCE



CPUS HAVE BECOME A MARINGLY COMPLEX

GOSH ...

ARCHITECTURE

INSTRUCTIONS REGISTERS ADDRESSING MODES

0



1/



CACHES HOW INSTRUCTIONS EXECUTE OPTIMIZATIONS HIDDEN REGISTERS



CPUS HAVE BECOME A MAZINGLY COMPLEX PAST SO YEARS EVERYTH ING SAC RIFICED AT ALTAR OF PERFORMANCE



WHAT DOES THAT NEAN?

CPU DOESN'T WANT TO WAIT

if (a == foo) {
 x = y + z;
 v = b - d;
} else ...

-> IN CASE OF EVAROR -> SQUASH RESULTS !

TRANSIENT EXECUTION







-> IN CASE OF EVAROR -> SQUASH RESULTS !



-> IN CASE OF EVAROR -> SQUASH RESULTS!

(There are yet others types of speculation also. It is speculation all the way...)



Bounds Check

// cause mis-prediction

Branch to Target

call [reg] // cause mis-prediction to trained target



```
ATTACKER CAN MANIPULATE
THE PREDICTORS
  FOR INSTANCE
    - CALL CODE . WITH SMALL
      INDEX 100 TIMES
     INDIRECT CALL WITH
      CONGRUENT ADDRESS
      TO SOME TARGET 100
      TIMES
```



THIS ISTRUE. BUT THERE IS STILL A TRAKE (° 9 22 Ų AT THE MICROARCHITECTURAL LEVEL

Spectre V1: Bounds Check Bypass

if (**index** < bounds) { // cause mis-prediction data = array1[**index**]; // load secret data val = array2[data*4096]; // leave traces in cache

000 2 0

WHENEVER CPU ACCESSES DATA IN MEMORY, THIS DATA IS STORED IN THE CACHE FIRST -> VERY FAST MEMORY



WORKS AS FOLLOWS





Cache is small \rightarrow multiple memory locations map onto same cache entry

Consider cache line 5 above which may contain data from L_0 , L_1 , L_2 , L_1 (again), etc

* ACTUALLY SLIGHT SIMPLIFICATION-REAL CACHES ARE "N-WAY SET-ASSOCIATIVE BUT NOT IMPORTANT HERE



FIRST, WE MAKE SURE THAT THE "array?" TABLE IS NOT IN THE CACHE (BY ACCESSING OTHER DATA THAT MAPS ON THE SAME CACHE LINES CACHE MEM



Spectre V1: Bounds Check Bypass

Focus on the cache



Spectre V1: Bounds Check Bypass

if (**index** < bounds) { // cause mis-predict data = array1[**index**]; // load secret data val = array2[data*4096]; // leave trace in cache

while assignments to data and val are squashed, data in array2[data*4096] stil cached

(the array is called a "probe array")

SO WE TIME THE ACCESSES IF (FAST) -> THIS DATA WAS ACCESSED BEFORE



THE NUMBER OF THE TABLE OF THE TABLE ENTRY THAT WAS ENTRY THAT WAS ACTIVE (FAST) is THE BYTE!

TRANSIENT EXECUTION REASONS? THERE ARE MANY REASONS



Control speculation / prediction Data speculation / prediction Likely invariant violations Exceptions

- 1 data = *kernel_addr
- 2 val = array [data * 4096]

- → not allowed \rightarrow fault
- before fault is architecturally visible, result is used in transient execution



Meltdown/Spectre were not a one-off

New dangerous vulnerabilities have emerged

New variants of Spectre, but also:

L1TF / Foreshadow

MDS / RIDL

CrossTalk



The problem appears to be systemic



Conclusions

Implications are still not clear

Limited knowledge of issues ($\rightarrow EMBARGO$)

Mitigations are limited (\rightarrow performance+mistakes \rightarrow see <u>mdsattacks.com</u>, S&P'19)

Security by obscurity and exploit Whac-A-Mole (\rightarrow see <u>mdsattacks.com</u>)

Often not considering combined threat models (\rightarrow <u>BlindSide</u> [CCS'20])

